summaryrefslogtreecommitdiffstats
path: root/src/base/wlc/wlcNtk.c
Commit message (Expand)AuthorAgeFilesLines
* %pdra: added an option for disabling incremental solvingYen-Sheng Ho2017-04-161-0/+1
* %pdra: added an option -t for disabling trace reuseYen-Sheng Ho2017-03-311-0/+1
* %pdra: added an option -sYen-Sheng Ho2017-03-281-0/+1
* %pdra: working on bmc3Yen-Sheng Ho2017-03-181-0/+1
* %pdra: added an option -i for weaker proof-based refinementYen-Sheng Ho2017-03-091-0/+1
* %pdra, %abs: added option -d for apple-to-apple comparisonYen-Sheng Ho2017-03-091-0/+1
* %pdra: added an option -u for checking comb. unsatYen-Sheng Ho2017-03-011-0/+1
* added an option -r to %pdra: proof-based refinement onlyYen-Sheng Ho2017-02-281-0/+1
* %pdra -L: now applies to all typesYen-Sheng Ho2017-02-271-1/+1
* added an option -L to %pdra for limiting the number of muxesYen-Sheng Ho2017-02-261-0/+1
* added an option -b to %pdraYen-Sheng Ho2017-02-251-12/+40
* added %pdra -a: run with pdr -nctYen-Sheng Ho2017-02-231-0/+1
* added an option -m for %pdraYen-Sheng Ho2017-02-221-0/+1
* clean upYen-Sheng Ho2017-02-211-0/+2
* Word-level abstraction engine.Alan Mishchenko2017-02-151-1/+90
* Word-level abstraction.Alan Mishchenko2017-02-091-26/+72
* Word-level abstraction.Alan Mishchenko2017-02-091-9/+77
* Adding visualization of word-level networks Wlc_Ntk_t.Alan Mishchenko2017-01-261-7/+8
* Adding visualization of word-level networks Wlc_Ntk_t.Alan Mishchenko2017-01-261-42/+184
* Adding visualization of word-level networks Wlc_Ntk_t.Alan Mishchenko2017-01-261-7/+155
* Improvements to SMT-LIB parser.Alan Mishchenko2017-01-261-3/+3
* New command to profile arithmetic logic cones.Alan Mishchenko2016-11-261-15/+58
* Improving SMT-LIB parser.Alan Mishchenko2016-05-231-7/+12
* Improving SMT-LIB parser.Alan Mishchenko2016-05-211-34/+37
* Improving SMT-LIB parser.Alan Mishchenko2016-05-201-0/+6
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-071-0/+5
* Supporting negative and reverse ranges of word-level variables in Wlc.Alan Mishchenko2016-04-041-39/+44
* Typo in operator in Wlc_Ntk_t.Alan Mishchenko2016-03-181-1/+1
* Supporting bit-wise XNOR operator in Wlc_Ntk_t.Alan Mishchenko2016-03-181-0/+3
* Supporting complemented reduction operators.Alan Mishchenko2016-03-101-0/+9
* Adding support for a different bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-121-0/+2
* Supporting X-valued constants in Wlc_Ntk_t.Alan Mishchenko2016-02-021-0/+1
* Changes to be able to compile ABC without CUDD.Alan Mishchenko2015-08-241-0/+1
* Improving Wlc_Ntk_t data-structure by extending bit-ranges up to 4B enabling ...Alan Mishchenko2015-07-161-7/+92
* Improved bit-blasting of various operators in Wlc_Ntk_t; added SQRT operator ...Alan Mishchenko2015-07-141-2/+4
* Bug fixing in %blast when blasting mod operator (handling zero divisor).Alan Mishchenko2015-07-071-0/+2
* Adding new debugging feature to Wlc_Ntk_t.Alan Mishchenko2015-06-191-0/+53
* Sequential word-level simulator for Wlc_Ntk_t.Alan Mishchenko2015-06-041-0/+1
* Fix inconsistency between operators and symbols in Wlc_Ntk_t.Alan Mishchenko2015-04-251-18/+19
* Modifications to read SMTLIB file from stdin.Alan Mishchenko2015-02-181-46/+0
* Modifications to read SMTLIB file from stdin.Alan Mishchenko2015-02-151-0/+47
* Modifications to read SMTLIB file from stdin.Alan Mishchenko2015-02-111-1/+1
* Added SMT parser for Wlc_Ntk_t.Alan Mishchenko2015-02-071-0/+2
* Outputting initial state in Wlc_Ntk_t.Alan Mishchenko2015-01-251-1/+2
* Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t.Alan Mishchenko2015-01-211-1/+4
* Improvements to word-level network package.Alan Mishchenko2014-11-141-2/+2
* Improvements to word-level network package.Alan Mishchenko2014-11-141-31/+24
* Enabling AIGs with boxes for word-level and sequential designs.Alan Mishchenko2014-11-131-0/+24
* Improvements to bit-blaster.Alan Mishchenko2014-09-301-1/+6
* Support for sequential designs in word-level Verilog.Alan Mishchenko2014-09-261-28/+33
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 20:52:47 +0000