summaryrefslogtreecommitdiffstats
path: root/src/base/io
Commit message (Expand)AuthorAgeFilesLines
* Integrating SAT-based CEX minimization (bug fix).Alan Mishchenko2018-03-251-2/+2
* Integrating SAT-based CEX minimization.Alan Mishchenko2018-03-251-8/+20
* Bug fix in 'write_aiger_cex'.Alan Mishchenko2017-12-201-0/+1
* Adding switch -a to 'write_verilog' to write factored forms without XORs and ...Alan Mishchenko2017-12-034-16/+29
* Fixing minimize_assuptions using Glucose.Alan Mishchenko2017-10-021-0/+1
* Maintenance and updates.Alan Mishchenko2017-09-241-1/+1
* Compiler warnings.Alan Mishchenko2017-07-221-2/+2
* Adding PDR with abstraction.Alan Mishchenko2017-02-101-1/+1
* Improving CEX minimization.Alan Mishchenko2017-02-101-1/+1
* Improvements in AIG visualization.Alan Mishchenko2017-02-051-2/+2
* Updates to arithmetic verification.Alan Mishchenko2017-01-301-1/+1
* Commenting out bailout in 'print_cex' when CEX has latches initialized to 1.Alan Mishchenko2016-11-301-1/+2
* New SAT-based optimization package.Alan Mishchenko2016-11-261-1/+1
* Parser for JSON format.Alan Mishchenko2016-10-254-2/+391
* Unsuccessful attempt to improve quality of factoring by limiting distance-1 m...Alan Mishchenko2016-08-061-12/+67
* Extension in the detection code.Alan Mishchenko2016-07-191-0/+2
* New multi-output PLA reader and preprocessor (read_plamo) (updated dist-1 mer...Alan Mishchenko2016-06-171-2/+54
* New multi-output PLA reader and preprocessor (read_plamo) (added dist-1 merge).Alan Mishchenko2016-06-162-83/+355
* Change to BENCH reader to read DFF with four inputs.Alan Mishchenko2016-06-161-7/+30
* New multi-output PLA reader and preprocessor (read_plamo).Alan Mishchenko2016-06-163-0/+491
* Detecting properties of internal nodes.Alan Mishchenko2016-06-121-0/+58
* Adding 'read_pla -d' to read dc-set along with on-set (useful to derive offset).Alan Mishchenko2016-05-124-15/+30
* Updating GIG parser.Alan Mishchenko2016-05-011-1/+1
* Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG...Alan Mishchenko2016-04-114-12/+17
* An add-on to write Verilog for circuits mapped into simple gates.Alan Mishchenko2016-02-011-9/+22
* Changing 'refactor' to work with truth tables.Alan Mishchenko2015-08-251-7/+0
* Changes to be able to compile ABC without CUDD.Alan Mishchenko2015-08-241-1/+1
* Changes to be able to compile ABC without CUDD.Alan Mishchenko2015-08-241-0/+7
* Changes to be able to compile ABC without CUDD.Alan Mishchenko2015-08-241-0/+10
* Improvements to Cba data-structure.Alan Mishchenko2015-07-291-4/+4
* Improvements to Cba data-structure.Alan Mishchenko2015-07-281-2/+2
* Several additional fixed in the timing manager.Alan Mishchenko2015-04-072-2/+14
* Improvements in reading timing information from BLIF.Alan Mishchenko2015-04-051-18/+127
* Properly copying and saving the timing info in &get and &put.Alan Mishchenko2015-04-041-20/+17
* Properly copying and saving the timing info in &get and &put.Alan Mishchenko2015-04-042-5/+6
* Adding switch '-b' in 'read_pla'.Alan Mishchenko2015-03-184-16/+31
* Propagating changes after updating flag of 'sop'.Alan Mishchenko2015-02-194-8/+8
* Adding resource limit switch -C to 'sop'.Alan Mishchenko2015-02-114-9/+9
* Fixed a typo in variable names.Alan Mishchenko2015-02-076-11/+11
* Improvements and tuning of CBA with buffering/sizing.Alan Mishchenko2015-02-041-3/+12
* Esperiments with MO PLA optimization.Alan Mishchenko2015-02-034-43/+303
* Preprocessing for multi-output PLA tables.Alan Mishchenko2015-01-311-3/+1
* Preprocessing for multi-output PLA tables.Alan Mishchenko2015-01-311-19/+93
* Preprocessing for multi-output PLA tables.Alan Mishchenko2015-01-311-22/+93
* Preprocessing for multi-output PLA tables.Alan Mishchenko2015-01-311-45/+61
* Preprocessing for multi-output PLA tables.Alan Mishchenko2015-01-311-0/+124
* Integrating barrier buffers.Alan Mishchenko2014-12-131-2/+1
* Generation of barrier-buffers for hierarchical design.Alan Mishchenko2014-11-112-7/+10
* Adding cyclicity check for netlist with boxes.Alan Mishchenko2014-11-102-3/+34
* Deriving AIG after cell mapping.Alan Mishchenko2014-10-031-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 06:59:06 +0000