index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
1
-17
/
+44
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
4
-20
/
+231
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
6
-145
/
+501
*
Supporting edge information during mapping.
Alan Mishchenko
2016-04-06
5
-0
/
+295
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
3
-110
/
+207
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
1
-150
/
+249
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
3
-18
/
+97
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-03
2
-79
/
+303
*
Enabling native Gia visualization in &show.
Alan Mishchenko
2016-04-03
3
-2
/
+376
*
Windowing for technology mapping.
Alan Mishchenko
2016-03-30
7
-183
/
+450
*
Windowing for technology mapping.
Alan Mishchenko
2016-03-29
5
-13
/
+432
*
Procedure to check inductive invariant for Gia package.
Alan Mishchenko
2016-03-21
1
-0
/
+61
*
Adding support for a different bit-blasting of a multiplier and squarer.
Alan Mishchenko
2016-02-13
3
-1
/
+572
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-02-08
2
-94
/
+175
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-02-07
3
-0
/
+631
*
New command to dump LUT network.
Alan Mishchenko
2016-01-16
3
-0
/
+135
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-01-14
1
-50
/
+83
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-01-10
1
-0
/
+155
*
Consolidating timing manager Scl_Con_t and propagating changes.
Alan Mishchenko
2016-01-07
1
-10
/
+8
*
Adding switch &miter -x for XORs outputs of two word-level POs.
Alan Mishchenko
2016-01-06
2
-0
/
+32
*
Fixing last-minute bug fix in &nf.
Alan Mishchenko
2016-01-05
1
-2
/
+2
*
Buf fix in floating time reporting.
Alan Mishchenko
2016-01-05
1
-20
/
+21
*
Fix in &nf for the case when PO can be driven by an inverter.
Alan Mishchenko
2016-01-05
1
-0
/
+5
*
Fix in &nf for the case when PO can be driven by an inverter.
Alan Mishchenko
2016-01-05
1
-0
/
+30
*
Migrating to using 32-bit timing representation in &nf.
Alan Mishchenko
2016-01-05
1
-151
/
+148
*
Migrating back to using 'float' in area-flow computation in &nf.
Alan Mishchenko
2016-01-05
2
-69
/
+76
*
g++ compiler warnings.
Alan Mishchenko
2015-11-08
2
-3
/
+2
*
Improvements to 'satclp' (unfinished).
Alan Mishchenko
2015-11-06
1
-0
/
+2
*
silence clang errors when compiling as C++
Baruch Sterin
2015-11-05
1
-1
/
+1
*
Adding procedure Abc_NtkSetAndGateDelay().
Alan Mishchenko
2015-11-04
1
-0
/
+3
*
Improvements to 'satclp'.
Alan Mishchenko
2015-10-28
2
-0
/
+42
*
Better logic cone proprocessor for 'satclp' to reduce runtime.
Alan Mishchenko
2015-10-25
1
-0
/
+255
*
Added several knobs to control QoR in &nf.
Alan Mishchenko
2015-10-20
1
-4
/
+2
*
Added several knobs to control QoR in &nf.
Alan Mishchenko
2015-10-20
2
-27
/
+76
*
Code simplification and improvements in &nf.
Alan Mishchenko
2015-10-19
1
-129
/
+85
*
Fix C++ compilation errors
Baruch Sterin
2015-10-16
1
-0
/
+4
*
Adding support for black boxes in extended AIG.
Alan Mishchenko
2015-10-04
5
-36
/
+95
*
Adding support for flop init-states in extended AIG.
Alan Mishchenko
2015-10-04
8
-2
/
+66
*
Bug fix in propagating required times in &nf (another issue).
Alan Mishchenko
2015-10-01
1
-10
/
+4
*
Bug fix in propagating required times in &nf.
Alan Mishchenko
2015-10-01
1
-2
/
+2
*
Naive LUT packing algorithm (command &pack).
Alan Mishchenko
2015-09-30
2
-0
/
+208
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-30
2
-104
/
+290
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-29
1
-36
/
+17
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-29
1
-84
/
+358
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-28
1
-17
/
+43
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-28
1
-57
/
+271
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-27
1
-3
/
+3
*
Experiments with LUT structure mapping.
Alan Mishchenko
2015-09-27
3
-0
/
+1003
*
Bug fix in &nf and in propagating timing info.
Alan Mishchenko
2015-09-27
1
-7
/
+12
*
New command &rexwalk.
Alan Mishchenko
2015-09-26
1
-0
/
+2
[prev]
[next]