summaryrefslogtreecommitdiffstats
path: root/src/aig/gia
Commit message (Expand)AuthorAgeFilesLines
* Fixing some update gcc.Alan Mishchenko2019-07-242-2/+2
* Adding command &permute.Alan Mishchenko2019-07-021-0/+45
* Adding command &print_truth to print truth tables for primary outputs.Alan Mishchenko2019-05-251-0/+34
* Corner case bug fix in reducing equivalences.Alan Mishchenko2019-05-241-1/+2
* Fixing recent change to 'print_stats'.Alan Mishchenko2019-05-111-2/+2
* Experiment with frontier cut computation.Alan Mishchenko2019-05-011-0/+15
* Adding switch &st -s for MUX restructring.Alan Mishchenko2019-04-211-0/+74
* Adding miter construction with one bit-level output for each pair of word-lev...Alan Mishchenko2019-04-141-1/+1
* Adding miter construction with one bit-level output for each pair of word-lev...Alan Mishchenko2019-04-142-0/+8
* Converting dch-style equivalences into scorr-style ones.Alan Mishchenko2019-04-051-0/+12
* Updating canonical form computation procedures (compiler warnings).Alan Mishchenko2019-03-051-1/+1
* Fixing several other type conversion warnings.Alan Mishchenko2019-03-051-24/+24
* Fixing some warnings by adding cast from 'int' to 'size_t' in memset, memcpy,...Alan Mishchenko2019-03-055-16/+16
* Fixing some warnings with -Wconversion.Alan Mishchenko2019-03-051-1/+1
* Adding switch -x to &ps to disable color printout.Alan Mishchenko2019-02-122-1/+18
* Exploring other ways of CEX writing.Alan Mishchenko2019-01-215-6/+9
* Experiment with partitioned &scorr.Alan Mishchenko2019-01-151-0/+185
* Adding one API of GIA manager.Alan Mishchenko2019-01-121-0/+18
* Bug fix in deriving names for the miter output.Alan Mishchenko2019-01-101-4/+9
* Fixing float overflow during area-flow computation in &lf.Alan Mishchenko2018-12-131-0/+8
* Adding switch &w -n to modify the comment section of the AIGER file written.Alan Mishchenko2018-11-2110-17/+16
* Adding an option to write new-line after the comment symbol when dumping an A...Alan Mishchenko2018-11-201-2/+7
* Undoing some of the previous changes.Alan Mishchenko2018-11-151-1/+5
* Procedures to verify equivalence classes.Alan Mishchenko2018-11-111-1/+139
* Several recent bug fixes.Alan Mishchenko2018-11-041-3/+2
* Fix timing info communication in GIA APIs.Alan Mishchenko2018-10-231-0/+1
* Fix timing info communication in GIA APIs.Alan Mishchenko2018-10-231-0/+1
* Fix timing info communication in GIA APIs.Alan Mishchenko2018-10-222-1/+27
* Preserving output names while deriving a miter.Alan Mishchenko2018-09-201-0/+26
* Preserving names while deriving a miter.Alan Mishchenko2018-09-201-0/+2
* Procedure to return seq equivalences.Alan Mishchenko2018-07-221-0/+68
* Compiler warnings.Alan Mishchenko2018-06-081-1/+2
* Supporting the decoder primitive in NDR and bit-blasting.Alan Mishchenko2018-06-051-1/+1
* Disabling unused feature in &nf.Alan Mishchenko2018-06-041-0/+2
* Adding switch &w -p to dump AIG in a Verilog file.Alan Mishchenko2018-04-252-0/+186
* Making sure duplicated inverters are not created.Alan Mishchenko2018-04-111-3/+9
* Integrating SAT-based CEX minimization (bug fix).Alan Mishchenko2018-03-251-4/+8
* Integrating SAT-based CEX minimization.Alan Mishchenko2018-03-251-2/+106
* Updating &mfs to support hard objects.Alan Mishchenko2018-03-231-2/+25
* Adding parameters and improvements to %blast.Alan Mishchenko2018-02-281-3/+3
* Improvements to circuit based solver.Alan Mishchenko2018-02-201-33/+81
* Improvements to circuit based solver.Alan Mishchenko2018-02-171-193/+490
* Extending MiniLUT to return attributes.Alan Mishchenko2018-02-111-0/+19
* Experiments with LUT mapping.Alan Mishchenko2018-02-102-9/+47
* Experiments with circuit-based SAT.Alan Mishchenko2018-01-271-26/+225
* Experiments with circuit-based SAT.Alan Mishchenko2018-01-271-132/+94
* Experiments with circuit-based SAT.Alan Mishchenko2018-01-271-31/+38
* Experiments with circuit-based SAT.Alan Mishchenko2018-01-271-130/+161
* Experiments with circuit-based SAT.Alan Mishchenko2018-01-274-0/+1293
* Experiments with SAT-based simulation.Alan Mishchenko2018-01-253-8/+42