index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
/
gia
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fixing some update gcc.
Alan Mishchenko
2019-07-24
2
-2
/
+2
*
Adding command &permute.
Alan Mishchenko
2019-07-02
1
-0
/
+45
*
Adding command &print_truth to print truth tables for primary outputs.
Alan Mishchenko
2019-05-25
1
-0
/
+34
*
Corner case bug fix in reducing equivalences.
Alan Mishchenko
2019-05-24
1
-1
/
+2
*
Fixing recent change to 'print_stats'.
Alan Mishchenko
2019-05-11
1
-2
/
+2
*
Experiment with frontier cut computation.
Alan Mishchenko
2019-05-01
1
-0
/
+15
*
Adding switch &st -s for MUX restructring.
Alan Mishchenko
2019-04-21
1
-0
/
+74
*
Adding miter construction with one bit-level output for each pair of word-lev...
Alan Mishchenko
2019-04-14
1
-1
/
+1
*
Adding miter construction with one bit-level output for each pair of word-lev...
Alan Mishchenko
2019-04-14
2
-0
/
+8
*
Converting dch-style equivalences into scorr-style ones.
Alan Mishchenko
2019-04-05
1
-0
/
+12
*
Updating canonical form computation procedures (compiler warnings).
Alan Mishchenko
2019-03-05
1
-1
/
+1
*
Fixing several other type conversion warnings.
Alan Mishchenko
2019-03-05
1
-24
/
+24
*
Fixing some warnings by adding cast from 'int' to 'size_t' in memset, memcpy,...
Alan Mishchenko
2019-03-05
5
-16
/
+16
*
Fixing some warnings with -Wconversion.
Alan Mishchenko
2019-03-05
1
-1
/
+1
*
Adding switch -x to &ps to disable color printout.
Alan Mishchenko
2019-02-12
2
-1
/
+18
*
Exploring other ways of CEX writing.
Alan Mishchenko
2019-01-21
5
-6
/
+9
*
Experiment with partitioned &scorr.
Alan Mishchenko
2019-01-15
1
-0
/
+185
*
Adding one API of GIA manager.
Alan Mishchenko
2019-01-12
1
-0
/
+18
*
Bug fix in deriving names for the miter output.
Alan Mishchenko
2019-01-10
1
-4
/
+9
*
Fixing float overflow during area-flow computation in &lf.
Alan Mishchenko
2018-12-13
1
-0
/
+8
*
Adding switch &w -n to modify the comment section of the AIGER file written.
Alan Mishchenko
2018-11-21
10
-17
/
+16
*
Adding an option to write new-line after the comment symbol when dumping an A...
Alan Mishchenko
2018-11-20
1
-2
/
+7
*
Undoing some of the previous changes.
Alan Mishchenko
2018-11-15
1
-1
/
+5
*
Procedures to verify equivalence classes.
Alan Mishchenko
2018-11-11
1
-1
/
+139
*
Several recent bug fixes.
Alan Mishchenko
2018-11-04
1
-3
/
+2
*
Fix timing info communication in GIA APIs.
Alan Mishchenko
2018-10-23
1
-0
/
+1
*
Fix timing info communication in GIA APIs.
Alan Mishchenko
2018-10-23
1
-0
/
+1
*
Fix timing info communication in GIA APIs.
Alan Mishchenko
2018-10-22
2
-1
/
+27
*
Preserving output names while deriving a miter.
Alan Mishchenko
2018-09-20
1
-0
/
+26
*
Preserving names while deriving a miter.
Alan Mishchenko
2018-09-20
1
-0
/
+2
*
Procedure to return seq equivalences.
Alan Mishchenko
2018-07-22
1
-0
/
+68
*
Compiler warnings.
Alan Mishchenko
2018-06-08
1
-1
/
+2
*
Supporting the decoder primitive in NDR and bit-blasting.
Alan Mishchenko
2018-06-05
1
-1
/
+1
*
Disabling unused feature in &nf.
Alan Mishchenko
2018-06-04
1
-0
/
+2
*
Adding switch &w -p to dump AIG in a Verilog file.
Alan Mishchenko
2018-04-25
2
-0
/
+186
*
Making sure duplicated inverters are not created.
Alan Mishchenko
2018-04-11
1
-3
/
+9
*
Integrating SAT-based CEX minimization (bug fix).
Alan Mishchenko
2018-03-25
1
-4
/
+8
*
Integrating SAT-based CEX minimization.
Alan Mishchenko
2018-03-25
1
-2
/
+106
*
Updating &mfs to support hard objects.
Alan Mishchenko
2018-03-23
1
-2
/
+25
*
Adding parameters and improvements to %blast.
Alan Mishchenko
2018-02-28
1
-3
/
+3
*
Improvements to circuit based solver.
Alan Mishchenko
2018-02-20
1
-33
/
+81
*
Improvements to circuit based solver.
Alan Mishchenko
2018-02-17
1
-193
/
+490
*
Extending MiniLUT to return attributes.
Alan Mishchenko
2018-02-11
1
-0
/
+19
*
Experiments with LUT mapping.
Alan Mishchenko
2018-02-10
2
-9
/
+47
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-26
/
+225
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-132
/
+94
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-31
/
+38
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-130
/
+161
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
4
-0
/
+1293
*
Experiments with SAT-based simulation.
Alan Mishchenko
2018-01-25
3
-8
/
+42
[next]