summaryrefslogtreecommitdiffstats
path: root/src/aig/gia/gia.h
Commit message (Expand)AuthorAgeFilesLines
* Updating and extending simulation data structures.Alan Mishchenko2020-03-051-5/+4
* Adding commands to generate data for experiments.Alan Mishchenko2020-02-231-0/+8
* Making &gla iterate over property outputs.Alan Mishchenko2019-12-111-0/+1
* Changes to several APIs.Alan Mishchenko2019-11-031-0/+2
* Experiments with simulation.Alan Mishchenko2019-10-271-1/+3
* Adding miter construction with one bit-level output for each pair of word-lev...Alan Mishchenko2019-04-141-0/+1
* Fixing several other type conversion warnings.Alan Mishchenko2019-03-051-24/+24
* Fixing some warnings with -Wconversion.Alan Mishchenko2019-03-051-1/+1
* Adding switch -x to &ps to disable color printout.Alan Mishchenko2019-02-121-0/+1
* Exploring other ways of CEX writing.Alan Mishchenko2019-01-211-1/+1
* Adding one API of GIA manager.Alan Mishchenko2019-01-121-0/+18
* Adding switch &w -n to modify the comment section of the AIGER file written.Alan Mishchenko2018-11-211-1/+1
* Adding switch &w -p to dump AIG in a Verilog file.Alan Mishchenko2018-04-251-0/+1
* Experiments with LUT mapping.Alan Mishchenko2018-02-101-0/+1
* Experiments with SAT-based simulation.Alan Mishchenko2018-01-251-1/+2
* Experiments with SAT-based simulation.Alan Mishchenko2018-01-231-0/+10
* Experiments with AIG-based simulation.Alan Mishchenko2017-12-051-2/+14
* Portability changes for gcc-6 suggested by Clifford.Alan Mishchenko2017-12-021-6/+4
* Improvements to AIG-based quantification.Alan Mishchenko2017-11-261-1/+8
* Extracting CSAT interface and several cleanups.Alan Mishchenko2017-11-131-0/+5
* Changes to make GIA structural hashing use a dedicated array instead of pObj-...Alan Mishchenko2017-11-131-3/+4
* Improvements to quantification.Alan Mishchenko2017-11-131-0/+11
* Profiling quantification and other changes.Alan Mishchenko2017-11-061-0/+5
* Profiling quantification and other changes.Alan Mishchenko2017-11-061-0/+11
* Improvements to quantification.Alan Mishchenko2017-10-291-0/+3
* Improvements to SAT based SOP computation.Alan Mishchenko2017-10-061-0/+1
* Adding printout of slack distribution for mapped networks.Alan Mishchenko2017-10-021-0/+1
* Several small changes.Alan Mishchenko2017-09-051-0/+3
* Supporting CO attributes in GIA.Alan Mishchenko2017-07-121-0/+1
* Adding new command line options for &verify and &synch2.Alan Mishchenko2017-07-061-1/+1
* Synchronizing various data-structures.Alan Mishchenko2017-07-041-0/+5
* Experiments with support minimization.Alan Mishchenko2017-04-291-0/+4
* Experiments with support minimization.Alan Mishchenko2017-04-271-0/+6
* Removing unused procedure.Alan Mishchenko2017-02-221-1/+0
* Experiments with SAT sweeping.Alan Mishchenko2017-02-181-5/+9
* Word-level abstraction engine.Alan Mishchenko2017-02-151-0/+1
* Standardizing the use of new CNF generator. Adding CNF variable connectivity ...Alan Mishchenko2017-02-101-0/+2
* Updates to arithmetic verification.Alan Mishchenko2017-01-151-0/+2
* Updates to arithmetic verification.Alan Mishchenko2017-01-141-0/+1
* Adding print-out of critical path for mapped AIGs to &show.Alan Mishchenko2017-01-131-1/+1
* Updates to arithmetic verification.Alan Mishchenko2017-01-121-0/+1
* Updates to delay optimization project.Alan Mishchenko2016-12-311-15/+38
* Several changes in arithmetic circuit manipulation.Alan Mishchenko2016-12-221-1/+1
* Adding support for minimalistic representation of LUT mapping.Alan Mishchenko2016-12-051-0/+2
* Adding new command 'dump_equiv'.Alan Mishchenko2016-07-211-0/+6
* Enabling AIGs without structural hashing (&get -c to import logic network).Alan Mishchenko2016-05-201-9/+12
* Enabling AIGs without structural hashing.Alan Mishchenko2016-05-201-1/+1
* Switch &miter -y to convert a two-word miter into a dual-output miter.Alan Mishchenko2016-05-201-0/+1
* Enabling AIGs without structural hashing.Alan Mishchenko2016-05-201-3/+4
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-111-0/+1