index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
/
gia
/
gia.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Adding commands to generate data for experiments.
Alan Mishchenko
2020-02-23
1
-0
/
+8
*
Making &gla iterate over property outputs.
Alan Mishchenko
2019-12-11
1
-0
/
+1
*
Changes to several APIs.
Alan Mishchenko
2019-11-03
1
-0
/
+2
*
Experiments with simulation.
Alan Mishchenko
2019-10-27
1
-1
/
+3
*
Adding miter construction with one bit-level output for each pair of word-lev...
Alan Mishchenko
2019-04-14
1
-0
/
+1
*
Fixing several other type conversion warnings.
Alan Mishchenko
2019-03-05
1
-24
/
+24
*
Fixing some warnings with -Wconversion.
Alan Mishchenko
2019-03-05
1
-1
/
+1
*
Adding switch -x to &ps to disable color printout.
Alan Mishchenko
2019-02-12
1
-0
/
+1
*
Exploring other ways of CEX writing.
Alan Mishchenko
2019-01-21
1
-1
/
+1
*
Adding one API of GIA manager.
Alan Mishchenko
2019-01-12
1
-0
/
+18
*
Adding switch &w -n to modify the comment section of the AIGER file written.
Alan Mishchenko
2018-11-21
1
-1
/
+1
*
Adding switch &w -p to dump AIG in a Verilog file.
Alan Mishchenko
2018-04-25
1
-0
/
+1
*
Experiments with LUT mapping.
Alan Mishchenko
2018-02-10
1
-0
/
+1
*
Experiments with SAT-based simulation.
Alan Mishchenko
2018-01-25
1
-1
/
+2
*
Experiments with SAT-based simulation.
Alan Mishchenko
2018-01-23
1
-0
/
+10
*
Experiments with AIG-based simulation.
Alan Mishchenko
2017-12-05
1
-2
/
+14
*
Portability changes for gcc-6 suggested by Clifford.
Alan Mishchenko
2017-12-02
1
-6
/
+4
*
Improvements to AIG-based quantification.
Alan Mishchenko
2017-11-26
1
-1
/
+8
*
Extracting CSAT interface and several cleanups.
Alan Mishchenko
2017-11-13
1
-0
/
+5
*
Changes to make GIA structural hashing use a dedicated array instead of pObj-...
Alan Mishchenko
2017-11-13
1
-3
/
+4
*
Improvements to quantification.
Alan Mishchenko
2017-11-13
1
-0
/
+11
*
Profiling quantification and other changes.
Alan Mishchenko
2017-11-06
1
-0
/
+5
*
Profiling quantification and other changes.
Alan Mishchenko
2017-11-06
1
-0
/
+11
*
Improvements to quantification.
Alan Mishchenko
2017-10-29
1
-0
/
+3
*
Improvements to SAT based SOP computation.
Alan Mishchenko
2017-10-06
1
-0
/
+1
*
Adding printout of slack distribution for mapped networks.
Alan Mishchenko
2017-10-02
1
-0
/
+1
*
Several small changes.
Alan Mishchenko
2017-09-05
1
-0
/
+3
*
Supporting CO attributes in GIA.
Alan Mishchenko
2017-07-12
1
-0
/
+1
*
Adding new command line options for &verify and &synch2.
Alan Mishchenko
2017-07-06
1
-1
/
+1
*
Synchronizing various data-structures.
Alan Mishchenko
2017-07-04
1
-0
/
+5
*
Experiments with support minimization.
Alan Mishchenko
2017-04-29
1
-0
/
+4
*
Experiments with support minimization.
Alan Mishchenko
2017-04-27
1
-0
/
+6
*
Removing unused procedure.
Alan Mishchenko
2017-02-22
1
-1
/
+0
*
Experiments with SAT sweeping.
Alan Mishchenko
2017-02-18
1
-5
/
+9
*
Word-level abstraction engine.
Alan Mishchenko
2017-02-15
1
-0
/
+1
*
Standardizing the use of new CNF generator. Adding CNF variable connectivity ...
Alan Mishchenko
2017-02-10
1
-0
/
+2
*
Updates to arithmetic verification.
Alan Mishchenko
2017-01-15
1
-0
/
+2
*
Updates to arithmetic verification.
Alan Mishchenko
2017-01-14
1
-0
/
+1
*
Adding print-out of critical path for mapped AIGs to &show.
Alan Mishchenko
2017-01-13
1
-1
/
+1
*
Updates to arithmetic verification.
Alan Mishchenko
2017-01-12
1
-0
/
+1
*
Updates to delay optimization project.
Alan Mishchenko
2016-12-31
1
-15
/
+38
*
Several changes in arithmetic circuit manipulation.
Alan Mishchenko
2016-12-22
1
-1
/
+1
*
Adding support for minimalistic representation of LUT mapping.
Alan Mishchenko
2016-12-05
1
-0
/
+2
*
Adding new command 'dump_equiv'.
Alan Mishchenko
2016-07-21
1
-0
/
+6
*
Enabling AIGs without structural hashing (&get -c to import logic network).
Alan Mishchenko
2016-05-20
1
-9
/
+12
*
Enabling AIGs without structural hashing.
Alan Mishchenko
2016-05-20
1
-1
/
+1
*
Switch &miter -y to convert a two-word miter into a dual-output miter.
Alan Mishchenko
2016-05-20
1
-0
/
+1
*
Enabling AIGs without structural hashing.
Alan Mishchenko
2016-05-20
1
-3
/
+4
*
Experiments with CEC for arithmetic circuits.
Alan Mishchenko
2016-05-11
1
-0
/
+1
*
Experiments with CEC for arithmetic circuits.
Alan Mishchenko
2016-05-08
1
-1
/
+1
[next]