summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Deleting file added by mistake.Alan Mishchenko2012-01-201-357/+0
|
* Preserving CI/CO varible names when moving between the main space and &-space.Alan Mishchenko2012-01-201-8/+25
|
* Variable timeframe abstraction.Alan Mishchenko2012-01-204-28/+109
|
* Variable timeframe abstraction.Alan Mishchenko2012-01-207-208/+266
|
* New hierarchy manager.Alan Mishchenko2012-01-201-7/+13
|
* New hierarchy manager.Alan Mishchenko2012-01-191-5/+195
|
* New hierarchy manager.Alan Mishchenko2012-01-192-21/+29
|
* Replaced 'bmc' by 'bmc2' in 'dprove'. Added switches to 'dprove' to control ↵Alan Mishchenko2012-01-195-20/+48
| | | | BMC frames and conflicts.
* New hierarchy manager.Alan Mishchenko2012-01-191-6/+32
|
* Added switch 'write_counter -f' to output flop values in each time frame.Alan Mishchenko2012-01-183-20/+84
|
* New hierarchy manager.Alan Mishchenko2012-01-181-2/+36
|
* New hierarchy manager.Alan Mishchenko2012-01-181-4/+133
|
* Removing debug print-outs from the SAT solver.Alan Mishchenko2012-01-171-2/+2
|
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-175-31/+367
|
* New hierarchy manager.Alan Mishchenko2012-01-173-10/+162
|
* Small bug induced by changes in the SAT solver.Alan Mishchenko2012-01-171-0/+2
|
* Added notification about exceeding the number of nodes.Alan Mishchenko2012-01-171-0/+2
|
* New hierarchy manager.Alan Mishchenko2012-01-172-48/+219
|
* Variable timeframe abstraction.Alan Mishchenko2012-01-161-211/+159
|
* New hierarchy manager.Alan Mishchenko2012-01-161-0/+216
|
* Removing additional printout in the GIA package.Alan Mishchenko2012-01-161-15/+5
|
* New hierarchy manager plus additional printout in the GIA package.Alan Mishchenko2012-01-165-11/+34
|
* Variable timeframe abstraction.Alan Mishchenko2012-01-163-132/+274
|
* Variable timeframe abstraction.Alan Mishchenko2012-01-157-169/+535
|
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-151-1/+44
|
* Several small bug fixes in the mapper.Alan Mishchenko2012-01-153-4/+7
|
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-141-2/+1
|
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-143-48/+142
|
* Bug fixes in the Verilog parser.Alan Mishchenko2012-01-144-6/+16
|
* New hierarchy manager.Alan Mishchenko2012-01-144-57/+160
|
* Support computation experiments with different network data-structures.Alan Mishchenko2012-01-143-0/+127
|
* Small bug fix in printing DSD for Boolean functions.Alan Mishchenko2012-01-141-1/+1
|
* New hierarchy manager.Alan Mishchenko2012-01-133-10/+53
|
* New hierarchy manager.Alan Mishchenko2012-01-133-19/+18
|
* New hierarchy manager.Alan Mishchenko2012-01-134-1/+63
|
* Improving printout in the SAT solver.Alan Mishchenko2012-01-132-2/+4
|
* Commented out a printout line which cases a warning to be printed.Alan Mishchenko2012-01-131-1/+1
|
* Added bit vector.Alan Mishchenko2012-01-132-0/+580
|
* Added counting hits and misses during structural hashing.Alan Mishchenko2012-01-134-2/+10
|
* New hierarchy manager.Alan Mishchenko2012-01-131-3/+12
|
* New hierarchy manager.Alan Mishchenko2012-01-132-31/+206
|
* Added new name manager and modified hierarchy manager to use it.Alan Mishchenko2012-01-137-82/+769
|
* New hierarchy manager.Alan Mishchenko2012-01-133-0/+449
|
* Added model ID inside the design.Alan Mishchenko2012-01-122-0/+3
|
* Bug fix related to not properly resizing SAT solver's model array.Alan Mishchenko2012-01-122-0/+2
|
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-116-202/+566
|
* Gate level abstraction.Alan Mishchenko2012-01-111-109/+627
|
* Gate level abstraction.Alan Mishchenko2012-01-082-59/+305
|
* Backward reachability using circuit cofactoring.Alan Mishchenko2012-01-081-5/+31
|
* Backward reachability using circuit cofactoring.Alan Mishchenko2012-01-071-9/+13
|