index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
|
Adding commands to generate data for experiments.
Alan Mishchenko
2020-02-23
4
-5
/
+16
*
|
Adding commands to generate data for experiments.
Alan Mishchenko
2020-02-22
4
-1
/
+115
*
|
Adding commands to generate data for experiments.
Alan Mishchenko
2020-02-22
6
-6
/
+74
*
|
Adding commands to generate data for experiments.
Alan Mishchenko
2020-02-21
5
-162
/
+603
*
|
Assertion failure in reading NDR.
Alan Mishchenko
2020-02-20
1
-1
/
+2
*
|
Adding min-level merging of equivalence classes of AIG nodes.
Alan Mishchenko
2020-02-19
2
-5
/
+180
*
|
Experimental simulation based code.
Alan Mishchenko
2020-02-06
5
-638
/
+1185
*
|
Temporary commenting out of the assertion.
Alan Mishchenko
2020-02-06
1
-1
/
+1
*
|
Cleaning up code and fixing for several typos.
Alan Mishchenko
2020-01-27
8
-16
/
+12
*
|
Adding several new utilities.
Alan Mishchenko
2020-01-27
3
-2
/
+111
*
|
Adding a warning in retiming when no node delays are given.
Alan Mishchenko
2020-01-23
1
-1
/
+1
*
|
Adding a warning in retiming when no node delays are given.
Alan Mishchenko
2020-01-23
1
-1
/
+6
|
/
*
Experiments with resubstitution.
Alan Mishchenko
2020-01-21
2
-2
/
+366
*
Experiments with simulation patterns.
Alan Mishchenko
2020-01-20
2
-1
/
+570
*
Experiments with MUX restructuring.
Alan Mishchenko
2020-01-20
1
-7
/
+34
*
Experiments with MUX restructuring.
Alan Mishchenko
2020-01-19
2
-0
/
+89
*
Adding new command to generate specialized miter.
Alan Mishchenko
2020-01-19
2
-0
/
+228
*
Adding CNF variable mapping rules.
Alan Mishchenko
2020-01-18
1
-0
/
+11
*
Adding AIG stats logging (using JSON format).
Alan Mishchenko
2020-01-16
1
-0
/
+14
*
Adding AIG stats logging.
Alan Mishchenko
2020-01-16
1
-0
/
+25
*
Adding switch -g to use global rather than local BDDs in 'muxes'.
Alan Mishchenko
2020-01-14
4
-14
/
+80
*
Preventing 'mfs' from using fanins of fixed objects as divisors.
Alan Mishchenko
2020-01-11
1
-1
/
+38
*
Suggested fix to not collect leaves of black boxes.
Alan Mishchenko
2020-01-11
1
-4
/
+4
*
Adding dynamic memory alloc for the buffer in Liberty file reader.
Alan Mishchenko
2020-01-11
1
-3
/
+9
*
Improving performance of 'lutpack'.
Alan Mishchenko
2020-01-10
9
-19
/
+143
*
Preserving additional AIG manager when dandling nodes are present.
Alan Mishchenko
2020-01-08
2
-1
/
+4
*
Allowing nodes and boxes to have more than 6 inputs in mfs2 and &mfs.
Alan Mishchenko
2020-01-07
11
-57
/
+270
*
Adding commands 'save' and 'load' for mapped networks.
Alan Mishchenko
2020-01-03
2
-0
/
+152
*
Making sure arrival time of constant node is -infinity.
Alan Mishchenko
2020-01-02
2
-0
/
+36
*
Forgot to update module make when adding giaDeep.c
Alan Mishchenko
2019-12-18
1
-0
/
+1
*
Bug fix in collapsing with boxes.
Alan Mishchenko
2019-12-17
1
-1
/
+51
*
Adding experimental command.
Alan Mishchenko
2019-12-14
2
-6
/
+18
*
Adding experimental command.
Alan Mishchenko
2019-12-14
3
-0
/
+133
*
Commenting out assertion.
Alan Mishchenko
2019-12-14
1
-1
/
+1
*
Bug fix in recently modified code.
Alan Mishchenko
2019-12-11
1
-1
/
+1
*
Making &gla iterate over property outputs.
Alan Mishchenko
2019-12-11
3
-13
/
+61
*
Bug fix in recently modified code.
Alan Mishchenko
2019-12-11
1
-7
/
+9
*
Special case in Verilog parser.
Alan Mishchenko
2019-12-06
2
-0
/
+20
*
Renaming options of command &sat.
Alan Mishchenko
2019-12-05
1
-4
/
+4
*
Changes to several APIs.
Alan Mishchenko
2019-12-05
4
-16
/
+92
*
Small changes.
Alan Mishchenko
2019-12-04
1
-2
/
+8
*
Assert in &verify only holds when boxes are not removed.
Alan Mishchenko
2019-12-04
1
-2
/
+11
*
Accidentally losing flop info while rehashing AIG.
Alan Mishchenko
2019-12-03
1
-5
/
+9
*
Updates to JSON parser.
Alan Mishchenko
2019-12-02
1
-0
/
+20
*
Updates to JSON parser.
Alan Mishchenko
2019-12-02
2
-7
/
+138
*
Adding logfile dump to print_status.
Alan Mishchenko
2019-11-25
2
-7
/
+70
*
Data reading procedure.
Alan Mishchenko
2019-11-20
1
-0
/
+48
*
Bug fix in printing truth table in Verilog.
Alan Mishchenko
2019-11-20
1
-1
/
+11
*
Dumping multiple counter-examples.
Alan Mishchenko
2019-11-19
1
-1
/
+1
*
Dumping multiple counter-examples.
Alan Mishchenko
2019-11-19
1
-1
/
+1
[prev]
[next]