summaryrefslogtreecommitdiffstats
path: root/src/opt/fret
diff options
context:
space:
mode:
authorAlan Mishchenko <alanmi@berkeley.edu>2015-11-05 15:27:33 -0800
committerAlan Mishchenko <alanmi@berkeley.edu>2015-11-05 15:27:33 -0800
commit6b7aa389a67e4b2de33360f150cac27690226b65 (patch)
treec591349c1470b6caabd52dc045495ea01899008a /src/opt/fret
parentc610c036616d0b06e9036c4d17be6168619a6332 (diff)
downloadabc-6b7aa389a67e4b2de33360f150cac27690226b65.tar.gz
abc-6b7aa389a67e4b2de33360f150cac27690226b65.tar.bz2
abc-6b7aa389a67e4b2de33360f150cac27690226b65.zip
Improvements to storing and reusing simulation info.
Diffstat (limited to 'src/opt/fret')
-rw-r--r--src/opt/fret/fretMain.c4
-rw-r--r--src/opt/fret/fretTime.c18
2 files changed, 11 insertions, 11 deletions
diff --git a/src/opt/fret/fretMain.c b/src/opt/fret/fretMain.c
index 2367007d..534b6df8 100644
--- a/src/opt/fret/fretMain.c
+++ b/src/opt/fret/fretMain.c
@@ -1322,7 +1322,7 @@ Abc_FlowRetime_UpdateLags( ) {
int
Abc_FlowRetime_GetLag( Abc_Obj_t *pObj ) {
assert( !Abc_ObjIsLatch(pObj) );
- assert( Abc_ObjId(pObj) < Vec_IntSize(pManMR->vLags) );
+ assert( (int)Abc_ObjId(pObj) < Vec_IntSize(pManMR->vLags) );
return Vec_IntEntry(pManMR->vLags, Abc_ObjId(pObj));
}
@@ -1341,7 +1341,7 @@ Abc_FlowRetime_GetLag( Abc_Obj_t *pObj ) {
void
Abc_FlowRetime_SetLag( Abc_Obj_t *pObj, int lag ) {
assert( Abc_ObjIsNode(pObj) );
- assert( Abc_ObjId(pObj) < Vec_IntSize(pManMR->vLags) );
+ assert( (int)Abc_ObjId(pObj) < Vec_IntSize(pManMR->vLags) );
Vec_IntWriteEntry(pManMR->vLags, Abc_ObjId(pObj), lag);
}
diff --git a/src/opt/fret/fretTime.c b/src/opt/fret/fretTime.c
index 475320e3..9d55fc92 100644
--- a/src/opt/fret/fretTime.c
+++ b/src/opt/fret/fretTime.c
@@ -145,7 +145,7 @@ void Abc_FlowRetime_ConstrainConserv_forw( Abc_Ntk_t * pNtk ) {
if ( Abc_ObjIsBi(pObj) )
pObj->fMarkA = 1;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
}
// collect TFO of latches
@@ -162,7 +162,7 @@ void Abc_FlowRetime_ConstrainConserv_forw( Abc_Ntk_t * pNtk ) {
if (pBi->fMarkA) {
pBi->fMarkA = 0;
pObj->Level = pBi->Level;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
} else
pObj->Level = 0;
}
@@ -216,7 +216,7 @@ void Abc_FlowRetime_ConstrainConserv_forw( Abc_Ntk_t * pNtk ) {
if ( Abc_ObjIsBi(pObj) )
pObj->fMarkA = 1;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
}
Abc_NtkForEachLatch(pNtk, pObj, i) {
@@ -226,7 +226,7 @@ void Abc_FlowRetime_ConstrainConserv_forw( Abc_Ntk_t * pNtk ) {
if (pBi->fMarkA) {
pBi->fMarkA = 0;
pObj->Level = pBi->Level;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
} else
pObj->Level = 0;
}
@@ -283,7 +283,7 @@ void Abc_FlowRetime_ConstrainConserv_back( Abc_Ntk_t * pNtk ) {
if ( Abc_ObjIsBo(pObj) )
pObj->fMarkA = 1;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
}
// collect TFO of latches
@@ -300,7 +300,7 @@ void Abc_FlowRetime_ConstrainConserv_back( Abc_Ntk_t * pNtk ) {
if (pBo->fMarkA) {
pBo->fMarkA = 0;
pObj->Level = pBo->Level;
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
} else
pObj->Level = 0;
}
@@ -355,7 +355,7 @@ void Abc_FlowRetime_ConstrainConserv_back( Abc_Ntk_t * pNtk ) {
pObj->fMarkA = 1;
}
- assert(pObj->Level <= pManMR->maxDelay);
+ assert((int)pObj->Level <= pManMR->maxDelay);
}
Abc_NtkForEachLatch(pNtk, pObj, i) {
@@ -470,7 +470,7 @@ void Abc_FlowRetime_ConstrainExact_forw( Abc_Obj_t * pObj ) {
assert(!Abc_ObjIsLatch(pReg));
Abc_ObjForEachFanin(pReg, pNext, j)
pNext->Level = MAX( pNext->Level, pReg->Level + (Abc_ObjIsNode(pReg)?1:0));
- assert(pReg->Level <= pManMR->maxDelay);
+ assert((int)pReg->Level <= pManMR->maxDelay);
pReg->Level = 0;
pReg->fMarkA = pReg->fMarkB = 0;
}
@@ -545,7 +545,7 @@ void Abc_FlowRetime_ConstrainExact_back( Abc_Obj_t * pObj ) {
assert(!Abc_ObjIsLatch(pReg));
Abc_ObjForEachFanout(pReg, pNext, j)
pNext->Level = MAX( pNext->Level, pReg->Level + (Abc_ObjIsNode(pReg)?1:0));
- assert(pReg->Level <= pManMR->maxDelay);
+ assert((int)pReg->Level <= pManMR->maxDelay);
pReg->Level = 0;
pReg->fMarkA = pReg->fMarkB = 0;
}