summaryrefslogtreecommitdiffstats
path: root/abclib.dsp
diff options
context:
space:
mode:
authorAlan Mishchenko <alanmi@berkeley.edu>2021-08-17 16:52:29 -0700
committerAlan Mishchenko <alanmi@berkeley.edu>2021-08-17 16:52:29 -0700
commit4da6cc890433e8d782f8a1805fa9ec617955464d (patch)
tree9db4715495b190ef385d88e4943d6a35f9df1d6f /abclib.dsp
parente9b487666d7cab3cc8a02faa34160d2ed4cb6178 (diff)
downloadabc-4da6cc890433e8d782f8a1805fa9ec617955464d.tar.gz
abc-4da6cc890433e8d782f8a1805fa9ec617955464d.tar.bz2
abc-4da6cc890433e8d782f8a1805fa9ec617955464d.zip
Improving AIG to Verilog converter.
Diffstat (limited to 'abclib.dsp')
-rw-r--r--abclib.dsp2
1 files changed, 1 insertions, 1 deletions
diff --git a/abclib.dsp b/abclib.dsp
index d202ce83..fcbe343b 100644
--- a/abclib.dsp
+++ b/abclib.dsp
@@ -5103,7 +5103,7 @@ SOURCE=.\src\aig\gia\giaResub2.c
# End Source File
# Begin Source File
-SOURCE=.\src\aig\gia\giaResub3_new5.c
+SOURCE=.\src\aig\gia\giaResub3.c
# End Source File
# Begin Source File