1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
|
/*
ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
#include "hal.h"
#ifdef _NIL_
#include "nil.h"
#else
#include "ch.h"
#endif
#define PERIOD_VALUE1 0x7FFF
#define PERIOD_VALUE2 0xFF
#ifdef _NIL_
THD_WORKING_AREA(waThread1, 128);
THD_FUNCTION(Thread1, arg) {
(void)arg;
while (true) {
chThdSleepMilliseconds(1);
}
}
THD_TABLE_BEGIN
THD_TABLE_ENTRY(waThread1, "main", Thread1, NULL)
THD_TABLE_END
#endif
int main(void) {
halInit();
/*
* NOTE: when compiling for NIL, after the chSysInit() call, nothing
* more can be done in this thread so we first initialize PWM subsystem.
*/
#if AVR_PWM_USE_TIM1 && PWM_CHANNELS == 2
static PWMConfig pwm1cfg = {
F_CPU,
PERIOD_VALUE1,
NULL,
{
{PWM_OUTPUT_ACTIVE_HIGH, NULL},
{PWM_OUTPUT_ACTIVE_HIGH, NULL}
},
};
/* PB1-2 are timer 1 pwm channel outputs for ATMega328p */
palSetGroupMode(IOPORT2, 0x3, 1, PAL_MODE_OUTPUT_PUSHPULL);
pwmStart(&PWMD1, &pwm1cfg);
/* channel 0 with 75% duty cycle and 1 with 25% */
pwmEnableChannel(&PWMD1, 0, (PERIOD_VALUE1 >> 2)*3);
pwmEnableChannel(&PWMD1, 1, PERIOD_VALUE1 >> 2);
#endif
#if AVR_PWM_USE_TIM2
static PWMConfig pwm2cfg = {
F_CPU >> 5,
PERIOD_VALUE2,
NULL,
{
{PWM_OUTPUT_ACTIVE_HIGH, NULL},
{PWM_OUTPUT_ACTIVE_HIGH, NULL}
},
};
/* PB3 and PD3 are timer 2 pwm channel outputs for ATMega328p */
palSetPadMode(IOPORT2, 3, PAL_MODE_OUTPUT_PUSHPULL);
palSetPadMode(IOPORT4, 3, PAL_MODE_OUTPUT_PUSHPULL);
pwmStart(&PWMD2, &pwm2cfg);
/* channel 0 with 80% duty cycle and 1 with 20% */
pwmEnableChannel(&PWMD2, 0, PERIOD_VALUE2/5*4);
pwmEnableChannel(&PWMD2, 1, PERIOD_VALUE2/5);
#endif
#if AVR_PWM_USE_TIM3
static PWMConfig pwm3cfg = {
F_CPU,
PERIOD_VALUE1,
NULL,
{
{PWM_OUTPUT_ACTIVE_HIGH, NULL},
{PWM_OUTPUT_ACTIVE_HIGH, NULL},
{PWM_OUTPUT_ACTIVE_HIGH, NULL},
},
};
/* PE3-5 are timer 3 pwm channel outputs */
palSetPadMode(IOPORT5, 3, PAL_MODE_OUTPUT_PUSHPULL);
palSetPadMode(IOPORT5, 4, PAL_MODE_OUTPUT_PUSHPULL);
palSetPadMode(IOPORT5, 5, PAL_MODE_OUTPUT_PUSHPULL);
pwmStart(&PWMD3, &pwm3cfg);
/* channel 0 with 50% duty cycle, 1 with 25% and 2 with 75% */
pwmEnableChannel(&PWMD3, 0, PERIOD_VALUE1 >> 1);
pwmEnableChannel(&PWMD3, 1, PERIOD_VALUE1 >> 2);
pwmEnableChannel(&PWMD3, 2, (PERIOD_VALUE1 >> 2)*3);
#endif
chSysInit();
while (1) {}
}
|
