aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* Fixed SAMA_PIT define. Now it includes the dependency on busses clock ratio.isiora2017-08-171-1/+1
* Added clock ratio setting of the matrix busses,isiora2017-08-171-0/+2
* Activate the USB driver in mcuconf file to build the demo without any error.Theodore Ateba2017-08-171-1/+1
* Add a NIL demo for Arduino NANO.Theodore Ateba2017-08-175-0/+1433
* Add Arduino MINI NIL demo.Theodore Ateba2017-08-175-0/+1433
* Fixed compiler warning.isiora2017-08-161-4/+6
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@10439 35acf78f-673a-041...isiora2017-08-161-3/+3
* Added debug asserts.isiora2017-08-162-6/+17
* Update the AVR MEGA testhal Makefile according the new architecture.tfateba2017-08-167-7/+7
* Add a specific directory for AVR MEGA in the testhal.Theodore Ateba2017-08-1642-0/+0
* Update AVR MEGA demos Makefiles according the new architecture.Theodore Ateba2017-08-169-9/+10
* Update AVR XMEGA all testhal Makefile.Theodore Ateba2017-08-167-7/+7
* Add LLD directory to the AVR XMEGA Low Level Drivers.Theodore Ateba2017-08-168-29/+29
* Modify AVR XMEGA platform according the new architecture.Theodore Ateba2017-08-161-10/+10
* Add low level driver directory and platfor for AVR MEGA.Theodore Ateba2017-08-1635-0/+0
* Fixed IVR addressisiora2017-08-141-2/+2
* Added init code to setup the secure VBAR.isiora2017-08-141-0/+5
* Added acknowledgement of PIT and AIC interrupt.isiora2017-08-141-2/+2
* Changed ST interrupt priority to 0, the lowest one.isiora2017-08-141-1/+1
* Fixed disable/enable macro.isiora2017-08-141-4/+4
* Fixed PLLA_MUL.isiora2017-08-141-1/+1
* Added a macro to acknowledge the current interrupt.isiora2017-08-141-0/+8
* The IRQ handlers are normal functions: deleted interrupt attribute to them.isiora2017-08-141-2/+2
* Enabled FIQ in _port_thread_startisiora2017-08-141-5/+6
* Remove the not implemented TIM lld files.Theodore Ateba2017-08-136-1922/+0
* Remove the not implemented USART lld files.Theodore Ateba2017-08-132-566/+0
* Update the AVR Tiny RT demo makefile.Theodore Ateba2017-08-131-1/+1
* Update the AVR Tiny NIL demo makefile.Theodore Ateba2017-08-131-1/+1
* Update AVR tiny platform path according the new architecture and correct comm...Theodore Ateba2017-08-131-6/+6
* Update the platform name and comments.Theodore Ateba2017-08-131-3/+3
* Change the ATTiny GPIO files path according the new architecture and correct ...Theodore Ateba2017-08-133-7/+8
* Change the ATTiny TIM files path according the new architecture and correct c...Theodore Ateba2017-08-133-12/+12
* Change the ATTiny USART files path according the new architecture and correct...Theodore Ateba2017-08-133-7/+7
* Update the AVR Tiny Architecture.Theodore Ateba2017-08-1322-2/+2
* Fixed Bug #870Rocco Marco Guglielmi2017-08-134-3/+3
* Fixed number of vectors for newer devices.Giovanni Di Sirio2017-08-123-3/+5
* Fixed bug #871.Giovanni Di Sirio2017-08-121-0/+2
* Added PIT implementation for ATSAMA5D2 (Still incomplete)Rocco Marco Guglielmi2017-08-113-2/+80
* Minor changes in sama_pmc helper headerRocco Marco Guglielmi2017-08-111-3/+3
* Minor changes in AIC pseudo driver.Rocco Marco Guglielmi2017-08-112-29/+39
* Removed unused folderRocco Marco Guglielmi2017-08-110-0/+0
* Added platform file aic.cedolomb2017-08-111-1/+1
* Added aic headeredolomb2017-08-111-0/+2
* Added macros Enabled/Disabled write protectionedolomb2017-08-112-6/+24
* Fixed Bug #869Rocco Marco Guglielmi2017-08-115-144/+157
* Added CH_CFG_SEC_WORLD.isiora2017-08-111-0/+7
* Fixed comments.isiora2017-08-111-3/+3
* Moved peripheral id definitions in sama5d2x.h.isiora2017-08-111-154/+0
* Added peripheral ID masks.isiora2017-08-111-0/+90
* Added PID 64-78isiora2017-08-111-4/+35
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 06:03:37 +0000