aboutsummaryrefslogtreecommitdiffstats
path: root/testhal
diff options
context:
space:
mode:
Diffstat (limited to 'testhal')
-rw-r--r--testhal/STM32/STM32F1xx/SPI/main.c4
-rw-r--r--testhal/STM32/STM32F4xx/SPI/main.c4
-rw-r--r--testhal/STM32/STM32L0xx/SPI/main.c4
-rw-r--r--testhal/STM32/STM32L1xx/SPI/main.c4
4 files changed, 12 insertions, 4 deletions
diff --git a/testhal/STM32/STM32F1xx/SPI/main.c b/testhal/STM32/STM32F1xx/SPI/main.c
index e5ecd39e4..1c510fef0 100644
--- a/testhal/STM32/STM32F1xx/SPI/main.c
+++ b/testhal/STM32/STM32F1xx/SPI/main.c
@@ -24,6 +24,7 @@ static const SPIConfig hs_spicfg = {
NULL,
GPIOA,
GPIOA_SPI1NSS,
+ 0,
0
};
@@ -34,7 +35,8 @@ static const SPIConfig ls_spicfg = {
NULL,
GPIOA,
GPIOA_SPI1NSS,
- SPI_CR1_BR_2 | SPI_CR1_BR_1
+ SPI_CR1_BR_2 | SPI_CR1_BR_1,
+ 0
};
/*
diff --git a/testhal/STM32/STM32F4xx/SPI/main.c b/testhal/STM32/STM32F4xx/SPI/main.c
index 5bd98fdde..58ed9cbb9 100644
--- a/testhal/STM32/STM32F4xx/SPI/main.c
+++ b/testhal/STM32/STM32F4xx/SPI/main.c
@@ -24,6 +24,7 @@ static const SPIConfig hs_spicfg = {
NULL,
GPIOB,
12,
+ 0,
0
};
@@ -34,7 +35,8 @@ static const SPIConfig ls_spicfg = {
NULL,
GPIOB,
12,
- SPI_CR1_BR_2 | SPI_CR1_BR_1
+ SPI_CR1_BR_2 | SPI_CR1_BR_1,
+ 0
};
/*
diff --git a/testhal/STM32/STM32L0xx/SPI/main.c b/testhal/STM32/STM32L0xx/SPI/main.c
index e8bea428f..6c5de1173 100644
--- a/testhal/STM32/STM32L0xx/SPI/main.c
+++ b/testhal/STM32/STM32L0xx/SPI/main.c
@@ -24,6 +24,7 @@ static const SPIConfig hs_spicfg = {
NULL,
GPIOB,
12,
+ 0,
0
};
@@ -34,7 +35,8 @@ static const SPIConfig ls_spicfg = {
NULL,
GPIOB,
12,
- SPI_CR1_BR_2 | SPI_CR1_BR_1
+ SPI_CR1_BR_2 | SPI_CR1_BR_1,
+ 0
};
/*
diff --git a/testhal/STM32/STM32L1xx/SPI/main.c b/testhal/STM32/STM32L1xx/SPI/main.c
index 0e0e119a1..f70d4f7c8 100644
--- a/testhal/STM32/STM32L1xx/SPI/main.c
+++ b/testhal/STM32/STM32L1xx/SPI/main.c
@@ -24,6 +24,7 @@ static const SPIConfig hs_spicfg = {
NULL,
GPIOB,
12,
+ 0,
0
};
@@ -34,7 +35,8 @@ static const SPIConfig ls_spicfg = {
NULL,
GPIOB,
12,
- SPI_CR1_BR_2 | SPI_CR1_BR_1
+ SPI_CR1_BR_2 | SPI_CR1_BR_1,
+ 0
};
/*