aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/STM32/multi
diff options
context:
space:
mode:
Diffstat (limited to 'testhal/STM32/multi')
-rw-r--r--testhal/STM32/multi/PAL/cfg-stm32f746_discovery/mcuconf.h2
-rw-r--r--testhal/STM32/multi/UART/cfg-stm32f746_discovery/mcuconf.h2
-rw-r--r--testhal/STM32/multi/USB_CDC/cfg-stm32f746_discovery/mcuconf.h2
3 files changed, 3 insertions, 3 deletions
diff --git a/testhal/STM32/multi/PAL/cfg-stm32f746_discovery/mcuconf.h b/testhal/STM32/multi/PAL/cfg-stm32f746_discovery/mcuconf.h
index 771168c40..773b73d7f 100644
--- a/testhal/STM32/multi/PAL/cfg-stm32f746_discovery/mcuconf.h
+++ b/testhal/STM32/multi/PAL/cfg-stm32f746_discovery/mcuconf.h
@@ -90,7 +90,7 @@
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_CECSEL STM32_CECSEL_LSE
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
-#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL48CLK
+#define STM32_SDMMC1SEL STM32_SDMMC1SEL_PLL48CLK
#define STM32_SRAM2_NOCACHE FALSE
/*
diff --git a/testhal/STM32/multi/UART/cfg-stm32f746_discovery/mcuconf.h b/testhal/STM32/multi/UART/cfg-stm32f746_discovery/mcuconf.h
index 04530d3a7..5f19d541b 100644
--- a/testhal/STM32/multi/UART/cfg-stm32f746_discovery/mcuconf.h
+++ b/testhal/STM32/multi/UART/cfg-stm32f746_discovery/mcuconf.h
@@ -90,7 +90,7 @@
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_CECSEL STM32_CECSEL_LSE
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
-#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL48CLK
+#define STM32_SDMMC1SEL STM32_SDMMC1SEL_PLL48CLK
#define STM32_SRAM2_NOCACHE FALSE
/*
diff --git a/testhal/STM32/multi/USB_CDC/cfg-stm32f746_discovery/mcuconf.h b/testhal/STM32/multi/USB_CDC/cfg-stm32f746_discovery/mcuconf.h
index e26790722..af78a4277 100644
--- a/testhal/STM32/multi/USB_CDC/cfg-stm32f746_discovery/mcuconf.h
+++ b/testhal/STM32/multi/USB_CDC/cfg-stm32f746_discovery/mcuconf.h
@@ -90,7 +90,7 @@
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_CECSEL STM32_CECSEL_LSE
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
-#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL48CLK
+#define STM32_SDMMC1SEL STM32_SDMMC1SEL_PLL48CLK
#define STM32_SRAM2_NOCACHE FALSE
/*