aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/STM32/STM32L4xx
diff options
context:
space:
mode:
Diffstat (limited to 'testhal/STM32/STM32L4xx')
-rw-r--r--testhal/STM32/STM32L4xx/SPI-L3GD20/.cproject1
-rw-r--r--testhal/STM32/STM32L4xx/SPI-L3GD20/Makefile4
-rw-r--r--testhal/STM32/STM32L4xx/SPI-L3GD20/main.c4
3 files changed, 5 insertions, 4 deletions
diff --git a/testhal/STM32/STM32L4xx/SPI-L3GD20/.cproject b/testhal/STM32/STM32L4xx/SPI-L3GD20/.cproject
index 4d86467e8..0012badfd 100644
--- a/testhal/STM32/STM32L4xx/SPI-L3GD20/.cproject
+++ b/testhal/STM32/STM32L4xx/SPI-L3GD20/.cproject
@@ -51,4 +51,5 @@
<resource resourceType="PROJECT" workspacePath="/RT-STM32L476RG-NUCLEO"/>
</configuration>
</storageModule>
+ <storageModule moduleId="org.eclipse.cdt.internal.ui.text.commentOwnerProjectMappings"/>
</cproject>
diff --git a/testhal/STM32/STM32L4xx/SPI-L3GD20/Makefile b/testhal/STM32/STM32L4xx/SPI-L3GD20/Makefile
index 168982cc1..87daea287 100644
--- a/testhal/STM32/STM32L4xx/SPI-L3GD20/Makefile
+++ b/testhal/STM32/STM32L4xx/SPI-L3GD20/Makefile
@@ -5,7 +5,7 @@
# Compiler options here.
ifeq ($(USE_OPT),)
- USE_OPT = -O0 -ggdb -fomit-frame-pointer -falign-functions=16
+ USE_OPT = -O2 -ggdb -fomit-frame-pointer -falign-functions=16
endif
# C specific options here (added to USE_OPT).
@@ -98,7 +98,7 @@ include $(CHIBIOS)/os/hal/osal/rt/osal.mk
include $(CHIBIOS)/os/rt/rt.mk
include $(CHIBIOS)/os/common/ports/ARMCMx/compilers/GCC/mk/port_v7m.mk
# Other files (optional).
-include $(CHIBIOS)/os/ex/gyroscope/ST/l3gd20.mk
+include $(CHIBIOS)/os/ex/ST/l3gd20.mk
include $(CHIBIOS)/os/hal/lib/streams/streams.mk
# Define linker script file here
diff --git a/testhal/STM32/STM32L4xx/SPI-L3GD20/main.c b/testhal/STM32/STM32L4xx/SPI-L3GD20/main.c
index 6ceb84297..b07e384ce 100644
--- a/testhal/STM32/STM32L4xx/SPI-L3GD20/main.c
+++ b/testhal/STM32/STM32L4xx/SPI-L3GD20/main.c
@@ -48,8 +48,8 @@ static L3GD20Config l3gd20cfg = {
L3GD20_FS_250DPS, /* Full scale value */
L3GD20_ODR_760HZ_FC_100, /* Output data rate */
L3GD20_AE_XYZ, /* Enabled axes */
- L3GD20_END_LITTLE, /* Endianness */
- L3GD20_BDU_BLOCKED /* Block data update */
+ L3GD20_BDU_BLOCKED, /* Block data update */
+ L3GD20_END_LITTLE /* Endianness */
};
/*