aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/STM32/LLD
Commit message (Collapse)AuthorAgeFilesLines
* Updating FSMC driver (SDRAM part first)Fabien Poussin2019-10-299-723/+73
|
* Updated COMP7 IRQ handlerFabien Poussin2019-10-291-1/+1
|
* Added STM32F0 support for comp driverFabien Poussin2019-10-291-2/+2
|
* Updated Comp driver for STM32L0Fabien Poussin2019-10-292-23/+85
|
* USBH: rework debug frameworkDiego Ismirlian2019-10-022-114/+102
|
* Merge branch 'master' of https://github.com/ChibiOS/ChibiOS-ContribDiego Ismirlian2019-10-023-7/+7
|\
| * Fixed DMA for 19.1.xFabien Poussin2019-10-013-7/+7
| |
* | Update copyrightDiego Ismirlian2019-09-292-2/+2
|/
* Fixes for STM32L4, Comp and eeprom.Fabien Poussin2019-09-181-4/+16
|
* Fixed COMP1 peripheral nameFabien Poussin2019-09-171-1/+1
|
* Adding devices for STM32L4Fabien Poussin2019-09-171-3/+3
|
* Fixes for USB MSDJosé Simões2019-02-271-2/+2
| | | | | | | | | - Fix return value on succesfull scsi_requestsense. - Fix calls to LL SMT32 API for OTG2. - Port changes from ChibiOS fatfs_diskio. - Rework checks to allow simultaneous use of SD Card and USB MSD. Signed-off-by: José Simões <jose.simoes@eclo.solutions>
* Updating OpAmp code with calibration functions, cleaning.Fabien Poussin2019-01-312-58/+568
|
* Adding rudimentary OPAMP DriverFabien Poussin2019-01-083-0/+450
|
* Merge pull request #170 from kajusK/qeiFabien Poussin2018-11-011-1/+1
|\ | | | | Added setting qei to value for stm32
| * Added setting qei to value for stm32Jakub Kaderka2018-10-161-1/+1
| |
* | Fix for rccEnableCRC macro parameter.Dave Flogeras2018-11-011-1/+1
| | | | | | | | | | | | | | | | | | | | | | This was removed in commit ae7a4d40b84d8afc999691577210696f16e682f6#diff-7ddaa5ecc31109f41b7801dea2660b47 But I think is still necessary as the underlying rccEnableAHB macros take parameter 'lp'. It seems to work for the F0xx series, because its rccEnableAHB ignores the 'lp'. It is required when I tried to use the CRC driver on a family that does require the 'lp' parameter in the lower level macros.
* | avoid using list_for_each_entry_safe when closing endpoints to prevent ↵Austin Morton2018-10-011-2/+3
| | | | | | | | | | | | | | | | | | | | | | potential infinite loop list_for_each_entry_safe is only safe when the current entry is being removed. If other entries in the list could potentially be removed it can result in an infinite loop. Because usbh_lld_ep_close blocks on each urb during iteration, it may give up its lock on the system and allow an interrupt to remove a different urb from the list, resulting in an infinite loop when the thread resumes.
* | fix some compiler warnings around USBH_DEBUG_ENABLE conditionsAustin Morton2018-10-011-2/+2
| |
* | implement _ptxfe_int to support ISO and INT out transfersAustin Morton2018-10-011-3/+11
|/
* Update STM32 platform makefiles, add per-driver makefiles.Konstantin Oblaukhov2018-09-247-0/+65
|
* Fix STM32 LLD CRCv1 large data bug in DMA modeUnknown2018-07-122-5/+21
| | | | | * STM32 DMA can only handle 65535 bytes per transfer so larger data sets have to split up to be correctly handled when using DMA
* hal_usbh: update to new Time macrosRomain Reignier2018-03-121-4/+4
|
* hal_fsmc: update to new RCC APIRomain Reignier2018-03-121-1/+1
|
* hal: stm32: Keep track of latest STM32 RCC APIRomain Reignier2018-03-123-25/+25
| | | | | | | RCC API changed in 01/2018 so apply the changes. Note that ae7a4d40b84d8afc999691577210696f16e682f6 partially fixed the changes in QEI module but some were missing. So update the other modules too.
* Fixes for STM32F0 testhalFabien Poussin2018-03-082-14/+14
|
* Added support for STM32F7Adrian2018-01-315-5/+20
| | | | Tested only for STM32F746, other chipsets have to be checked.
* Add STM32F769 to FSMCv1 sdram driverDave Flogeras2017-12-143-3/+5
|
* USBH: STM32 LLD: break LS activity detect loop if port is disabledDiego Ismirlian2017-08-071-11/+18
|
* USBH: STM32 LLD: various improvementsDiego Ismirlian2017-07-312-112/+134
| | | | | | | | | - general cleanup - implemented workaround to undocumented erratum (the OTG core may report successful enabling of port when connecting a low-speed device, but really it generates no traffic and remains in a "dumb" state) - improved handling of disconnection of devices (avoid submitting URBs if the port is disabled)
* USBH: remove unnecessary reschedules and add necessary onesDiego Ismirlian2017-07-161-7/+1
|
* USBH: Correct bug in LLDDiego Ismirlian2017-07-161-1/+1
|
* USBH: moved definition of driver to LLDDiego Ismirlian2017-07-091-0/+7
|
* USBH: moved declaration of driver to LLDDiego Ismirlian2017-06-091-0/+9
|
* USBH: STM32 lld, activate correction of unexpected lengthDiego Ismirlian2017-06-081-1/+1
|
* Mass license dates updateDiego Ismirlian2017-06-052-4/+4
|
* Remove redundant hal_stm32_otg.h fileDiego Ismirlian2017-06-051-934/+0
| | | | The correct version is already present in ChibiOS
* USB Host fixesDiego Ismirlian2017-06-052-20/+92
| | | | | | | | - Cleaned up alignment macros for GCC & IAR - Corrected EP halt and Clear halt behaviours - Initialization of class drivers by USB Host main driver - Minor cosmetic fixes - Updated USB_HOST testhal app
* Add checks to QEI if STM32 TIM is already usedAndres Vahter2017-06-051-4/+54
|
* [DMA2D, LTDC] Removing ch.h dependencies. Fix #111.Romain Reignier2017-02-282-2/+0
|
* [Comp] Adding interrupt functions, updating example.Fabien Poussin2017-02-092-2/+200
|
* [Comp] Adding support for STM32F0.Fabien Poussin2017-02-071-1/+7
|
* [Comp] Adding more definesFabien Poussin2017-02-071-0/+45
|
* [Comp] Adding init, helper defines.Fabien Poussin2017-02-071-0/+94
|
* [Comp] Cleaning example, removing dependencies and adding checks.Fabien Poussin2017-02-072-138/+134
|
* [COMP] Fixing headers, missing includes.Fabien Poussin2017-02-071-5/+5
|
* Adding COMP Driver.Fabien Poussin2017-02-062-0/+663
|
* [Timcap/Eeprom] Removing ch.h dependencies.Fabien Poussin2017-02-062-2/+0
|
* [STM32, NAND] Fixed #elif without expressionbarthess2017-01-241-2/+1
|
* FSMC NAND improvements.barthess2017-01-173-65/+140
| | | | | 1) Implemented 16 bit bus width support 2) Added workaround errata in STM32