aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/STM32/LLD
Commit message (Collapse)AuthorAgeFilesLines
* qei driver: fix potential overflow in qeiUpdateINicolas Reinecke2016-05-151-1/+1
| | | | | when quiUpdate isn't called for while an cnt(uint16_t) is above 32767 delta(int16_t) can overflow.
* qei driver: change copyrightNicolas Reinecke2016-05-152-4/+4
|
* add STM32 qei (quadrature encoder interface) driverNicolas Reinecke2016-05-082-0/+640
| | | | | | | Code from tinito in forum thread: http://forum.chibios.org/phpbb/viewtopic.php?f=14&t=685 Updated to chibios trunk.
* FSMC: fix build on stm32f1x and stm32f3Nicolas Reinecke2016-04-291-0/+4
| | | | STM32F1,3 has no fsmc reset function so make it optional
* STM32 mass update to current naming convention in ChibiOSbarthess2016-04-0721-11015/+11015
|
* NAND. Cosmetical improvementbarthess2016-03-171-5/+7
|
* Updated some testhal projects to new ChibiOS codebarthess2016-03-153-8/+2
|
* TIMCAP: Initial commitFabien Poussin2016-02-162-0/+1208
|
* USB-Host: Initial commitFabien Poussin2016-02-153-0/+2686
|
* Fixed typobarthess2015-10-144-4/+4
|
* FSMC code cleanupbarthess2015-10-1412-22/+14
|
* Add CRC DriverMichael Spradling2015-08-162-0/+577
| | | | | | | | | | | | | | | | | | | | | | This patch includes a high level and two low level drivers. The high level driver is enabled with flag HAL_USE_CRC The low level drivers include: * Hardware CRC for the STM32 cortex processor lines.(when supported) * Enabled with flag STM32_CRC_USE_CRC1 * DMA is enabled with CRC_USE_DMA * SYNC api will use DMA, but put calling thread to sleep * ASYNC api enabled. * DMA Disabled * SYNC api spin while calculating CRC * ASYNC api disabled * Software CRC (3 modes) * CRCSW_CRC32_TABLE - Enables crc32 with lookup table. * CRCSW_CRC16_TABLE - Enables crc16 with lookup tables. * CRCSW_PROGRAMMBLE - Enables any crc done with computation. * Can calculate any crc configuration. * CRC_USE_DMA obviously not support with software CRC
* Improved FSMC.barthess2015-08-043-16/+32
| | | | SRAM configuration is much more flexible now.
* Removed dependency on ST library for SDRAMAndrea Zoppi2015-06-282-5/+5
|
* Minor changesAndrea Zoppi2015-06-274-229/+234
|
* Old definitions removedAndrea Zoppi2015-06-273-61/+1
|
* LTDC and DMA2D ported to ChibiOS/RT 3TexZK2015-06-244-0/+8377
| | | | | + LTDC and DMA2D peripheral drivers + LTDC and DMA2D demo project
* EICU. Fixed incorrect frequency calculation.barthess2015-06-021-2/+2
| | | | | Timers 9, 10, 11 connected to APB2 but constant in driver initialization code was taken for APB1.
* Fixed copypaste error in commentbarthess2015-06-021-1/+1
|
* NAND code changed to use bitmap classbarthess2015-05-022-22/+23
|
* EICU. Updated lld according to chibios updates.barthess2015-03-311-12/+12
|
* EICU. Updated authors.barthess2015-03-132-1/+9
|
* EICU. Low level driver moved to TIMv1 directorybarthess2015-03-132-0/+0
|
* EICU. Temporal code moved to main chibios repo.barthess2015-03-131-72/+0
|
* Merge branch 'master' of github.com:ChibiOS/ChibiOS-Contrib into HEADbarthess2015-03-132-32/+391
|\
| * EICU. Added support of single channel timers.barthess2015-03-132-12/+371
| | | | | | | | Tested in hardware with TIM11.
| * EICU improvements.barthess2015-03-122-20/+20
| | | | | | | | | | Added field containing available channels into EICU driver structure. This simplified driver code.
* | EICU. Minor improvementsbarthess2015-03-131-4/+3
|/
* EICU. Added const qualifier for driver pointer in some functionsbarthess2015-03-051-3/+3
|
* EICU. Timer widht (16-32 bits) now stored in driver field and detected ↵barthess2015-03-052-6/+26
| | | | durign startup
* EICU. Cosmetical cleanupbarthess2015-03-032-9/+40
|
* EICU. Deleted code for "fast" capture.barthess2015-03-032-236/+64
| | | | | | Reasons: 1) It duplicates functionality of "vanilla" ICU driver 2) Fast and slow modes are mutually exclided in single timer
* EICU. Cosmetical improvements.barthess2015-03-032-21/+19
|
* EICU now able to capture data on all channelsbarthess2015-03-032-265/+480
|
* EICU. Fixed handlign of 32-bit timers. General code cleanup. PWM mode still ↵barthess2015-03-012-119/+140
| | | | untested.
* EICU. Fixed some typos.barthess2015-03-012-2/+2
|
* Added EICU driver in HAL. Added STM32 backend for EICU.barthess2015-02-282-0/+1323
|
* Fixed copyrightsbarthess2014-12-068-36/+10
|
* FSMC. SDRAM. Fixed bug with registers' memory layoutbarthess2014-10-312-12/+10
|
* FSMC. SDRAM. Fixed some typosbarthess2014-10-312-2/+2
|
* FSMC. SDRAM. Added safety mask for SDRTR registerbarthess2014-10-251-1/+1
|
* FSMC. SDRAM. Fixed delay codebarthess2014-10-251-2/+2
|
* FSMC. SDRAM. Improved stop functionbarthess2014-10-251-12/+22
|
* FSMC. SDRAM driver cleanup. Needs review.barthess2014-10-252-218/+55
|
* FSMC. SDRAM architecture reworked. Needs review.barthess2014-10-244-240/+119
|
* FSMC. SDRAM. Style cleanupbarthess2014-10-224-106/+151
|
* Added SDRAM support via FSMCbarthess2014-10-192-0/+646
|
* Added fsmc codebarthess2014-10-186-0/+1681